Increasing EMI Immunity and Linearity of a CMOS 180 nm Voltage-to-Delay Converter

This paper presents a voltage-controlled delay unit (VCDU) with a novel architecture allowing for a wide input range of linearity and an improved immunity to electromagnetic interferences. The circuit is based on a current-starved inverter with a biasing technique to extend the input voltage range o...

Full description

Bibliographic Details
Main Authors: Bosio, F.A (Author), Colalongo, L. (Author), Richelli, A. (Author)
Format: Article
Language:English
Published: MDPI 2022
Subjects:
Online Access:View Fulltext in Publisher
LEADER 01404nam a2200205Ia 4500
001 0.3390-electronics11081177
008 220421s2022 CNT 000 0 und d
020 |a 20799292 (ISSN) 
245 1 0 |a Increasing EMI Immunity and Linearity of a CMOS 180 nm Voltage-to-Delay Converter 
260 0 |b MDPI  |c 2022 
856 |z View Fulltext in Publisher  |u https://doi.org/10.3390/electronics11081177 
520 3 |a This paper presents a voltage-controlled delay unit (VCDU) with a novel architecture allowing for a wide input range of linearity and an improved immunity to electromagnetic interferences. The circuit is based on a current-starved inverter with a biasing technique to extend the input voltage range of linearity near to the rail-to-rail linearity range. The proposed scheme was designed by UMC 180 nm standard CMOS process and works without power-hungry amplifiers or comparators. It has a voltage supply of 1.8 V and exhibits a rail-to-rail linearity range (0–1.8 V) with an average EMI-induced jitter of only 1% of the nominal delay. © 2022 by the authors. Licensee MDPI, Basel, Switzerland. 
650 0 4 |a digitally based analog circuits 
650 0 4 |a electromagnetic immunity 
650 0 4 |a time-mode signal processing 
650 0 4 |a voltage-to-time converter 
700 1 0 |a Bosio, F.A.  |e author 
700 1 0 |a Colalongo, L.  |e author 
700 1 0 |a Richelli, A.  |e author 
773 |t Electronics (Switzerland)