Power reduction of a CMOS high-speed interface using Power Gating
Main Author: | Luís Miguel Granja Gomes |
---|---|
Other Authors: | Faculdade de Engenharia |
Format: | Others |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | https://repositorio-aberto.up.pt/handle/10216/68427 |
Similar Items
-
Power reduction of a CMOS high speed interface using Clock Gating
by: Nelson Tiago Lopes da Silva
Published: (2019) -
Modelling & simulation of oxyfuelled power plants
by: Tiago Miguel Pereira Figueiredo Soares
Published: (2018) -
Optimal control of power kites for wind power production
by: Tiago Costa Moreira Maia
Published: (2019) -
High Power Density DC-DC Converter
by: José Pedro Fortuna Araújo
Published: (2019) -
Reactive power planning
by: Maria Beatriz Cabral de Sampaio Dantas Magalhães
Published: (2019)