Power reduction of a CMOS high-speed interface using Power Gating

Power reduction of a CMOS high-speed interface using Power Gating

Bibliographic Details
Main Author: Luís Miguel Granja Gomes
Other Authors: Faculdade de Engenharia
Format: Others
Language:English
Published: 2019
Subjects:
Ciências da engenharia e tecnologias
Engineering and technology
Online Access:https://repositorio-aberto.up.pt/handle/10216/68427
id ndltd-up.pt-oai-repositorio-aberto.up.pt-10216-68427
record_format oai_dc
spelling ndltd-up.pt-oai-repositorio-aberto.up.pt-10216-684272019-07-17T04:51:14Z Power reduction of a CMOS high-speed interface using Power Gating Luís Miguel Granja Gomes Faculdade de Engenharia Ciências da engenharia e tecnologias Engineering and technology Ciências da engenharia e tecnologias Engineering and technology 2019-02-08T00:04:26Z 2019-02-08T00:04:26Z 2013-07-17 2013-08-09 Dissertação sigarra:26764 https://repositorio-aberto.up.pt/handle/10216/68427 eng openAccess https://creativecommons.org/licenses/by-nc/4.0/ application/pdf
collection NDLTD
language English
format Others
sources NDLTD
topic Ciências da engenharia e tecnologias
Engineering and technology
Ciências da engenharia e tecnologias
Engineering and technology
spellingShingle Ciências da engenharia e tecnologias
Engineering and technology
Ciências da engenharia e tecnologias
Engineering and technology
Luís Miguel Granja Gomes
Power reduction of a CMOS high-speed interface using Power Gating
author2 Faculdade de Engenharia
author_facet Faculdade de Engenharia
Luís Miguel Granja Gomes
author Luís Miguel Granja Gomes
author_sort Luís Miguel Granja Gomes
title Power reduction of a CMOS high-speed interface using Power Gating
title_short Power reduction of a CMOS high-speed interface using Power Gating
title_full Power reduction of a CMOS high-speed interface using Power Gating
title_fullStr Power reduction of a CMOS high-speed interface using Power Gating
title_full_unstemmed Power reduction of a CMOS high-speed interface using Power Gating
title_sort power reduction of a cmos high-speed interface using power gating
publishDate 2019
url https://repositorio-aberto.up.pt/handle/10216/68427
work_keys_str_mv AT luismiguelgranjagomes powerreductionofacmoshighspeedinterfaceusingpowergating
_version_ 1719226112918159360

Similar Items