Power reduction of a CMOS high-speed interface using Power Gating
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | English |
| Published: |
2019
|
| Subjects: | |
| Online Access: | https://repositorio-aberto.up.pt/handle/10216/68427 |
| Description not available. |