Dataflow Processing in Memory Achieves Significant Energy Efficiency
The large difference between processor CPU cycle time and memory access time, often referred to as the memory wall, severely limits the performance of streaming applications. Some data centers have shown servers being idle three out of four clocks. High performance instruction sequenced systems ar...
Main Author: | Shelor, Charles F. |
---|---|
Other Authors: | Kavi, Krishna |
Format: | Others |
Language: | English |
Published: |
University of North Texas
2018
|
Subjects: | |
Online Access: | https://digital.library.unt.edu/ark:/67531/metadc1248478/ |
Similar Items
-
A Coarse Grained Reconfigurable Architecture Framework Supporting Macro-Dataflow Execution
by: Varadarajan, Keshavan
Published: (2014) -
Compiling For Coarse-Grained Reconfigurable Architectures Based On Dataflow Execution Paradigm
by: Alle, Mythri
Published: (2015) -
A Customized NoC Architecture to Enable Highly Localized Computing-on-the-Move DNN Dataflow
by: He, Y., et al.
Published: (2022) -
Reconfigurable Cache Memory
by: Brewer, Jeffery Ramon
Published: (2009) -
The use of memory state knowledge to improve computer memory system organization
by: Isen, Ciji
Published: (2011)