Implementation trade-offs for FGPA accelerators

Implementation trade-offs for FGPA accelerators

L'accélération matérielle désigne l'utilisation d'architectures spécialisées pour effectuer certaines tâches plus vite ou plus efficacement que sur du matériel générique. Les accélérateurs ont traditionnellement été utilisés dans des environnements contraints en ressources, comme les...

Full description

Bibliographic Details
Main Author:	Deest, Gaël
Other Authors:	Rennes 1
Language:	en
Published:	2017
Subjects:	FPGA Accélérateurs matériels Optimisation des largeurs Conversion flottantvers fixe Analyse de précision Stencils itératifs Synthèse de haut niveau Modèles de performance Hardware Accelerators Wordlength Optimization Floating-Point to fixed-Point conversion Accuracy Analysis Iterative Stencil Computations High-Level Synthesis Performance Models
Online Access:	http://www.theses.fr/2017REN1S102/document

Similar Items

High-Level Synthesis Design for Stencil Computations on FPGA with High Bandwidth Memory
by: Changdao Du, et al.
Published: (2020-08-01)

Multi-FPGA Accelerator Architecture for Stencil Computation Exploiting Spacial and Temporal Scalability
by: Hasitha Muthumala Waidyasooriya, et al.
Published: (2019-01-01)

Génération rapide d'accélérateurs matériels par synthèse d'architecture sous contraintes de ressources
by: Prost-Boucle, A.
Published: (2014)

FPGA-Roofline: An Insightful Model for FGPA-based Hardware Acceleration in Modern Embedded Systems
by: Pahlavan Yali, Moein
Published: (2015)

Wall and ceiling stenciling in American Victorian homes
by: Nissen, Diana Jo
Published: (2011)

Transformations de programmes et optimisations de l'architecture mémoire pour la synthèse de haut niveau d'accélérateurs matériels
by: Plesco, Alexandru
Published: (2010)

On the Programmability and Performance of OpenCL Designs for FPGA
by: Verma, Anshuman
Published: (2019)

Compilation d'architectures à flot de données à partir de programmes fonctionnels
by: Saint-Mleux, Xavier
Published: (2017)

Fixed-Point Arithmetic in FPGA
by: M. Bečvář, et al.
Published: (2005-01-01)

Tiling and Asynchronous Communication Optimizations for Stencil Computations
by: Malas, Tareq Majed Yasin
Published: (2015)

Acceleration of a bioinformatics application using high-level synthesis
by: Abbas, Naeem
Published: (2012)

Hybrid Floating-point Units in FPGAs
by: Englund, Madeleine
Published: (2012)

Stencil‐based 3D facial relief creation from RGBD images for 3D printing
by: Soonchul Jung, et al.
Published: (2020-01-01)

Optimisation des performances et de la complexité dans les architectures multiprocesseurs hétérogènes sur puce
by: Dammak Masmoudi, Bouthaina
Published: (2015)

Génération rapide d'accélerateurs matériels par synthèse d'architecture sous contraintes de ressources
by: Prost-Boucle, Adrien
Published: (2014)

Design tradeoff analysis of floating-point adder in FPGAs
by: Malik, Ali
Published: (2005)

An FPGA-Based LSTM Acceleration Engine for Deep Learning Frameworks
by: Dazhong He, et al.
Published: (2021-03-01)

Design Methodology of an Equalizer for Unipolar Non Return to Zero Binary Signals in the Presence of Additive White Gaussian Noise Using a Time Delay Neural Network on a Field Programmable Gate Array
by: Santiago T. Pérez Suárez, et al.
Published: (2013-12-01)

Higher Radix Floating-Point Representations for FPGA-Based Arithmetic
by: Catanzaro, Bryan Christopher
Published: (2005)

Stencil Lithography for Scalable Micro- and Nanomanufacturing
by: Ke Du, et al.
Published: (2017-04-01)

Efficient Acceleration of Stencil Applications through In-Memory Computing
by: Hasan Erdem Yantır, et al.
Published: (2020-06-01)

Towards hardware synthesis of a flexible radio from a high-level language
by: Tran, Mai-Thanh
Published: (2018)

The optimization and design of SCL decoding algorithm based on FPGA
by: Liao Haipeng, et al.
Published: (2018-12-01)

Fixed-Point Arithmetic Unit with a Scaling Mechanism for FPGA-Based Embedded Systems
by: Andrzej Przybył
Published: (2021-05-01)

SIMD-aware word length optimization for floating-point to fixed-point conversion targeting embedded processors
by: El Moussawi, Ali Hassan
Published: (2016)

Implémentation optimale de filtres linéaires en arithmétique virgule fixe
by: Lopez, Benoit
Published: (2014)

Some fixed point iteration procedures
by: B. E. Rhoades
Published: (1991-01-01)

The The Critique of Technocracy in Riga Stencil Graffiti
by: Ilva Skulte, et al.
Published: (2020-04-01)

AN FPGA IMPLEMENTATIN OF FDTD CODES FOR RECONFIGURABLE HIGH PERFORMANCE COMPUTING
by: GANDHI, SACHIN
Published: (2004)

Co-design hardware/software of real time vision system on FPGA for obstacle detection
by: Alhamwi, Ali
Published: (2016)

Optimizing FDTD Memory Bandwidth by Using Block Float-Point Arithmetic
by: Stefan Pijetlovic, et al.
Published: (2018-08-01)

A Custom Computing Machine Solution for Simulation of Discretized Domain Physical Systems
by: Paar, Kevin J.
Published: (2014)

Simulation temps-réel embarquée de systèmes électriques au moyen de FPGA
by: Dagbagi, Mohamed
Published: (2015)

Stencil Printing—A Novel Manufacturing Platform for Orodispersible Discs
by: Henrika Wickström, et al.
Published: (2020-01-01)

Exploring Performance Portability for Accelerators via High-level Parallel Patterns
by: Hou, Kaixi
Published: (2018)

Generation of Julia and Madelbrot Sets via Fixed Points
by: Mujahid Abbas, et al.
Published: (2020-01-01)

Modeling of Deadtime Events in Power Converters with Half-Bridge Modules for a Highly Accurate Hardware-in-the-Loop Fixed Point Implementation in FPGA
by: Roberto Saralegui, et al.
Published: (2021-07-01)

Exploring the Limits of Floating-Point Resolution for Hardware-In-the-Loop Implemented with FPGAs
by: Alberto Sanchez, et al.
Published: (2018-09-01)

A design flow to automatically Generate on chip monitors during high-level synthesis of Hardware accelarators
by: Ben Hammouda, Mohamed
Published: (2014)

VERSATILE CHIRP SINE GENERATOR ON FIXED-POINT FPGA
by: Jan Kunz, et al.
Published: (2020-12-01)

Cannot write session to /tmp/vufind_sessions/sess_gurea61qe9j3eunnbhdfpsmatj