Exploration architecturale pour le décodage de codes polaires

Exploration architecturale pour le décodage de codes polaires

Les applications dans le domaine des communications numériques deviennent de plus en plus complexes et diversifiées. En témoigne la nécessité de corriger les erreurs des messages transmis. Pour répondre à cette problématique, des codes correcteurs d’erreurs sont utilisés. En particulier, les Codes P...

Full description

Bibliographic Details
Main Author:	Berhault, Guillaume
Other Authors:	Bordeaux
Language:	fr
Published:	2015
Subjects:	Codes Polaires SC SCAN Implémentation FPGA Implémentation ASIC Architecture matérielle Télécommunication Code correcteur d’erreurs Traitement du signal Polar Codes FPGA Implementation ASIC Implementation Hardware Architecture Telecommunications Error Correcting Code Signal Processing
Online Access:	http://www.theses.fr/2015BORD0193/document

Similar Items

Contribution à l’amélioration des performances de décodage des turbo codes : algorithmes et architecture
by: Tonnellier, Thibaud
Published: (2017)

Efficient Hardware Implementation of the Lightweight Block Encryption Algorithm LEA
by: Donggeon Lee, et al.
Published: (2014-01-01)

A Novel and Fast Hardware Implementation for Golay Code Encoder
by: Morteza Nazeri, et al.
Published: (2018-01-01)

LDPC Decoder Design Using Compensation Scheme of Group Comparison for 5G Communication Systems
by: Chen-Hung Lin, et al.
Published: (2021-08-01)

Hardware Accelerator for Duo-binary CTC decoding : Algorithm Selection, HW/SW Partitioning and FPGA Implementation
by: Bjärmark, Joakim, et al.
Published: (2006)

Parallel VLSI Architectures for Multi-Gbps MIMO Communication Systems
by: Sun, Yang
Published: (2011)

Codage multi-couches pour systèmes de communication par satellites
by: Cantillo, Juan
Published: (2008)

Etudes de récepteurs MIMO-LDPC itératifs
by: Charaf, Akl
Published: (2012)

Design et implémentation sur FPGA d'un algorithme DES
by: Amoud, Mohamed
Published: (2012)

Design et implémentation sur FPGA d'un algorithme DES
by: Amoud, Mohamed
Published: (2012)

Décodage Viterbi Dégénéré
by: Pelchat, Émilie
Published: (2013)

Etude du décodage des codes de Reed-Muller et application à la cryptographie.
by: Sakkour, Bassem
Published: (2007)

Distribution de contenu à grande échelle appliquée aux fichiers et vidéos
by: Neumann, Christoph
Published: (2005)

Detection algorithms and architectures for wireless spatial multiplexing in MIMO-OFDM systems
by: Myllylä, M. (Markus)
Published: (2011)

Arithmetic recodings for ECC cryptoprocessors with protections against side-channel attacks
by: Chabrier, Thomas
Published: (2013)

Etude de cryptosystèmes à clé publique basés sur les codes MDPC quasi-cycliques
by: Chaulet, Julia
Published: (2017)

Projeto e avaliação de um co-processador criptográfico pós-quântico.
by: Pedro Maat Costa Massolino
Published: (2014)

Projeto e avaliação de um co-processador criptográfico pós-quântico.
by: Massolino, Pedro Maat Costa
Published: (2014)

Jeux combinatoires sur les graphes
by: Duchene, Eric
Published: (2006)

Résidus de 2-formes différentielles sur les surfaces algébriques et applications aux codes correcteurs d'erreurs
by: Couvreur, Alain
Published: (2008)

ECCPoW: Error-Correction Code Based Proof-of-Work for ASIC Resistance
by: Hyunjun Jung, et al.
Published: (2020-06-01)

Implementing the Serial Number Tracking model in telecommunications: a case study of Croatia
by: Neven Polovina
Published: (2012-01-01)

An Area-Efficient Architecture for the Implementation of LDPC Decoder
by: Yang, Lan
Published: (2011)

An implementation method of missile speed compensation with FPGA on high speed moving platform
by: Hou Kaiqiang, et al.
Published: (2019-02-01)

Region-based Convolutional Neural Network and Implementation Of The Network Through Zedboard Zynq
by: Islam, Md Mahmudul
Published: (2019)

Décodage des codes algébriques et cryptographie
by: Augot, Daniel
Published: (2007)

Complexité du décodage des codes stabilisateurs quantiques
by: Iyer Sridharan, Pavithran
Published: (2014)

Techniques for Efficient Implementation of FIR and Particle Filtering
by: Alam, Syed Asad
Published: (2016)

Hardware acceleration of SVM-based classifier for melanoma images
by: Afifi, S, et al.
Published: (2016)

High throughput implementation of an adaptive serial concatenation turbo decoder
by: Maurizio Martina, et al.
Published: (2006-09-01)

Authentication and encryption protocols : design, attacks and algorithmic improvements
by: Maimuţ, Diana Ştefania
Published: (2015)

On some Characteristics of a Novel Lossless Data Compression Algorithm Based on Polynomial Codes
by: Adriana Sirbu, et al.
Published: (2011-10-01)

FPGA implementation of advanced FEC schemes for intelligent aggregation networks
by: Zou, Ding, et al.
Published: (2016)

A memory reduced Turbo code decoding architecture design and FPGA implementation
by: Zeng Jie, et al.
Published: (2019-07-01)

Décodage de codes polaires sur des architectures programmables
by: Léonardon, Mathieu
Published: (2018)

Codes correcteurs d'erreurs convolutifs non commutatifs
by: Candau, Marion
Published: (2014)

FPGA-based Implementation of a Streaming Decoder for Shortened Reed-Solomon Codes
by: S. V. Fedorov, et al.
Published: (2016-01-01)

Large Scale Content Delivery applied to Files and Videos
by: Neumann, Christoph
Published: (2005)

Projeto de um codificador/decodificador Viterbi integrado
by: Pacheco, Roberto Vargas
Published: (2009)

Projeto de um codificador/decodificador Viterbi integrado
by: Pacheco, Roberto Vargas
Published: (2009)