Minimizing and exploiting leakage in VLSI
Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today...
Main Author: | Jayakumar, Nikhil |
---|---|
Other Authors: | Khatri, Sunil P. |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/1969.1/ETD-TAMU-1249 http://hdl.handle.net/1969.1/ETD-TAMU-1249 |
Similar Items
-
PERFORMANCE OF LEAKAGE POWER MINIMIZATION TECHNIQUE FOR CMOS VLSI TECHNOLOGY
by: T. Tharaneeswaran, et al.
Published: (2012-06-01) -
Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques
by: B. Kalagadda, et al.
Published: (2017-03-01) -
Comprehensive Analysis of Leakage Current in Ultra Deep Sub-micron (udsm) Cmos Circuits
by: Rastogi, Ashesh
Published: (2007) -
Sleepy Stack: a New Approach to Low Power VLSI and Memory
by: Park, Jun Cheol
Published: (2005) -
Efficient VLSI Implementation of Arithmetic Units and Logic Circuits
by: Katreepalli, Raghava
Published: (2017)