Extensible microprocessor without interlocked pipeline stages (emips), the reconfigurable microprocessor
In this thesis we propose to realize the performance benefits of applicationspecific hardware optimizations in a general-purpose, multi-user system environment using a dynamically extensible microprocessor architecture. We have called our dynamically extensible micropr...
Main Author: | Pittman, Richard Neil |
---|---|
Other Authors: | Liu, Jyh-Charn |
Format: | Others |
Language: | en_US |
Published: |
Texas A&M University
2007
|
Subjects: | |
Online Access: | http://hdl.handle.net/1969.1/5976 |
Similar Items
-
Adapting an FPGA-optimized microprocessor to the MIPS32 instruction set
by: Andersson, Olof, et al.
Published: (2010) -
XBT: FPGA Accelerated Binary Translation
by: Chai, Ke
Published: (2021) -
Investigating the Feasibility of Asynchronous Design Methodologies in Large-scale Microprocessor Systems
by: Hoshino, Robert
Published: (2007) -
ISA Extensions for Finite Field Arithmetic
by: Erdem Alkim, et al.
Published: (2020-06-01) -
RISC V based Reconfigurable Manager for event transmission in SpaceFibre networks
by: Elena Suvorova
Published: (2021-05-01)