Automatic Stability Checking for Large Analog Circuits

• Main Author: Mukherjee, Parijat 1985-
• Other Authors: Li, Peng
• Format: Others
• Published: 2013
• Subjects: Model Order Reduction; Rational Krylov Algorithm; Region based pole search; Pole Discovery; Loop Finder; Stability analysis
• Online Access: http://hdl.handle.net/1969.1/ETD-TAMU-2010-12-9034; http://hdl.handle.net/1969.1/148461

Small signal stability has always been an important concern for analog designers. Recent advances such as the Loop Finder algorithm allows designers to detect and identify local, potentially unstable return loops without the need to identify and add breakpoints. However, this method suffers from extremely high time and memory complexity and thus cannot be scaled to very large analog circuits. In this research work, we first take an in-depth look at the loop finder algorithm so as to identify certain key enhancements that can be made to overcome these shortcomings. We next propose pole discovery and impedance computation methods that address these shortcomings by exploring only a certain region of interest in the s-plane. The reduced time and memory complexity obtained via the new methodology allows us to extend automatic stability checking to much larger circuits than was previously possible.