EFFICIENT DESIGN OF CARRY SELECT ADDER USING DOMINO MANCHESTER CARRY CHAIN
Significant characteristic of any VLSI design circuit is its power, reliability, operating frequency and implementation cost. Dynamic CMOS designs provide high operating speeds compared to static CMOS designs combined with low silicon area requirement. This thesis describes the design and the optimi...
Main Author: | Meruguboina, Dronacharya |
---|---|
Format: | Others |
Published: |
OpenSIUC
2017
|
Subjects: | |
Online Access: | https://opensiuc.lib.siu.edu/theses/2125 https://opensiuc.lib.siu.edu/cgi/viewcontent.cgi?article=3139&context=theses |
Similar Items
-
An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell
by: Heng You, et al.
Published: (2019-10-01) -
Performance Comparison of Carry-Lookahead and Carry-Select Adders Based on Accurate and Approximate Additions
by: Padmanabhan Balasubramanian, et al.
Published: (2018-12-01) -
Asynchronous carry select adders
by: P. Balasubramanian
Published: (2017-06-01) -
DESIGN OF LOW POWER CARRY SKIP ADDER USING DTCMOS
by: T.R.Dinesh Kumar, et al.
Published: (2017-12-01) -
Fast Mux-based Adder with Low Delay and Low PDP
by: H. Tavakolaee, et al.
Published: (2019-07-01)