PREEMPTIVE EDGE-BASED SCHEDULING FOR REAL-TIME NETWORKS ON A CHIP

PREEMPTIVE EDGE-BASED SCHEDULING FOR REAL-TIME NETWORKS ON A CHIP

Network on Chip (NoC) architectures is an emerging paradigm for designing VLSI systems implemented on a single silicon chip. Recent activities focus on improvements in power consumption and in performance. This thesis focuses on real time aspects. It is shown that deadlines are met through preemptiv...

Full description

Bibliographic Details
Main Author: GKINTZOU, VASILIKI
Format: Others
Published: OpenSIUC 2014
Online Access:https://opensiuc.lib.siu.edu/theses/1558
https://opensiuc.lib.siu.edu/cgi/viewcontent.cgi?article=2572&context=theses
id ndltd-siu.edu-oai-opensiuc.lib.siu.edu-theses-2572
record_format oai_dc
spelling ndltd-siu.edu-oai-opensiuc.lib.siu.edu-theses-25722018-12-20T04:39:50Z PREEMPTIVE EDGE-BASED SCHEDULING FOR REAL-TIME NETWORKS ON A CHIP GKINTZOU, VASILIKI Network on Chip (NoC) architectures is an emerging paradigm for designing VLSI systems implemented on a single silicon chip. Recent activities focus on improvements in power consumption and in performance. This thesis focuses on real time aspects. It is shown that deadlines are met through preemptive scheduling. In particular, experimental studies show an average of 11% improvement in performance over existing non-preemptive methods. Keywords: High-level synthesis, scheduling, contention awareness, preemption, NoC. 2014-12-01T08:00:00Z text application/pdf https://opensiuc.lib.siu.edu/theses/1558 https://opensiuc.lib.siu.edu/cgi/viewcontent.cgi?article=2572&context=theses Theses OpenSIUC
collection NDLTD
format Others
sources NDLTD
description Network on Chip (NoC) architectures is an emerging paradigm for designing VLSI systems implemented on a single silicon chip. Recent activities focus on improvements in power consumption and in performance. This thesis focuses on real time aspects. It is shown that deadlines are met through preemptive scheduling. In particular, experimental studies show an average of 11% improvement in performance over existing non-preemptive methods. Keywords: High-level synthesis, scheduling, contention awareness, preemption, NoC.
author GKINTZOU, VASILIKI
spellingShingle GKINTZOU, VASILIKI
PREEMPTIVE EDGE-BASED SCHEDULING FOR REAL-TIME NETWORKS ON A CHIP
author_facet GKINTZOU, VASILIKI
author_sort GKINTZOU, VASILIKI
title PREEMPTIVE EDGE-BASED SCHEDULING FOR REAL-TIME NETWORKS ON A CHIP
title_short PREEMPTIVE EDGE-BASED SCHEDULING FOR REAL-TIME NETWORKS ON A CHIP
title_full PREEMPTIVE EDGE-BASED SCHEDULING FOR REAL-TIME NETWORKS ON A CHIP
title_fullStr PREEMPTIVE EDGE-BASED SCHEDULING FOR REAL-TIME NETWORKS ON A CHIP
title_full_unstemmed PREEMPTIVE EDGE-BASED SCHEDULING FOR REAL-TIME NETWORKS ON A CHIP
title_sort preemptive edge-based scheduling for real-time networks on a chip
publisher OpenSIUC
publishDate 2014
url https://opensiuc.lib.siu.edu/theses/1558
https://opensiuc.lib.siu.edu/cgi/viewcontent.cgi?article=2572&context=theses
work_keys_str_mv AT gkintzouvasiliki preemptiveedgebasedschedulingforrealtimenetworksonachip
_version_ 1718803341685817344

Similar Items