PREEMPTIVE EDGE-BASED SCHEDULING FOR REAL-TIME NETWORKS ON A CHIP
Network on Chip (NoC) architectures is an emerging paradigm for designing VLSI systems implemented on a single silicon chip. Recent activities focus on improvements in power consumption and in performance. This thesis focuses on real time aspects. It is shown that deadlines are met through preemptiv...
| Main Author: | |
|---|---|
| Format: | Others |
| Published: |
OpenSIUC
2014
|
| Online Access: | https://opensiuc.lib.siu.edu/theses/1558 https://opensiuc.lib.siu.edu/cgi/viewcontent.cgi?article=2572&context=theses |
| Summary: | Network on Chip (NoC) architectures is an emerging paradigm for designing VLSI systems implemented on a single silicon chip. Recent activities focus on improvements in power consumption and in performance. This thesis focuses on real time aspects. It is shown that deadlines are met through preemptive scheduling. In particular, experimental studies show an average of 11% improvement in performance over existing non-preemptive methods. Keywords: High-level synthesis, scheduling, contention awareness, preemption, NoC. |
|---|