ENERGY EFFICIENT CIRCUIT TECHNIQUES FOR SUCCESSIVE APPROXIMATION REGISTER ADC
Charge-scaling (CS) successive approximation register (SAR) ADC's are widely used in the design of low power electronics. Significant portions of CS-SAR ADC power are consumed by CS capacitor arrays and comparator circuits. This Dissertation presents circuit techniques to reduce the power consu...
Main Author: | Kandala, Veera Raghavendra Sai Mallik |
---|---|
Format: | Others |
Published: |
OpenSIUC
2012
|
Subjects: | |
Online Access: | https://opensiuc.lib.siu.edu/dissertations/539 https://opensiuc.lib.siu.edu/cgi/viewcontent.cgi?article=1540&context=dissertations |
Similar Items
-
A Study of Successive Approximation Registers and Implementation of an Ultra-Low Power 10-bit SAR ADC in 65nm CMOS Technology
by: Hedayati, Raheleh
Published: (2011) -
A New Rail-to-Rail Second Generation Voltage Conveyor
by: Gianluca Barile, et al.
Published: (2019-11-01) -
Sampling and Comparator Speed-Enhancement Techniques for Near-Threshold SAR ADCs
by: Bojun Hu, et al.
Published: (2021-01-01) -
Low-voltage and low-power libraries for Medical SoCs
by: Balasubramanian, Sidharth
Published: (2009) -
Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter
by: Brenneman, Cody R.
Published: (2010)