Improved I/O pad positions assignment algorithm for sea-of-gates placement
A new heuristic method to improve the I/O pad assignment for the sea-of-gates placement algorithm "PROUD" is proposed. In PROUD, the preplaced I/O pads are used as the boundary conditions in solving sparse linear equations to obtain the optimal module placement. Due to the total wire lengt...
Main Author: | Her, Shyang-Kuen |
---|---|
Format: | Others |
Published: |
PDXScholar
1992
|
Subjects: | |
Online Access: | https://pdxscholar.library.pdx.edu/open_access_etds/4316 https://pdxscholar.library.pdx.edu/cgi/viewcontent.cgi?article=5326&context=open_access_etds |
Similar Items
-
High performance disk array architectures.
Published: (1995) -
A parallel adapter for a high-speed serial bus
by: Gray, Terrence Patrick, 1954-
Published: (1989) -
LOVERD--a logic design verification and diagnosis system via test generation
by: Zhou, Jing, 1959-
Published: (1989) -
Design and development of a remote reconfigurable internet embedded I/O controller
by: Phillips, Grant
Published: (2003) -
Improving FPGA designs with incremental logic resynthesis and shortcut-based routing architecture.
Published: (2008)