LTE implementation on CGRA based SiLago Platform

Abstract. This thesis implements long term evolution (LTE) transmission layer on a coarse grained reconfigurable called, dynamically reconfigurable resource array (DRRA). Specifically, we implement physical downlink shared channel baseband signal processing blocks (PDSCH) at high level. The overall...

Full description

Bibliographic Details
Main Author: Ilyas, M. (Muhammad)
Format: Dissertation
Language:English
Published: University of Oulu 2017
Online Access:http://jultika.oulu.fi/Record/nbnfioulu-201706082647
id ndltd-oulo.fi-oai-oulu.fi-nbnfioulu-201706082647
record_format oai_dc
spelling ndltd-oulo.fi-oai-oulu.fi-nbnfioulu-2017060826472019-12-05T04:28:33ZLTE implementation on CGRA based SiLago PlatformIlyas, M. (Muhammad)info:eu-repo/semantics/openAccess© Muhammad Ilyas, 2017Abstract. This thesis implements long term evolution (LTE) transmission layer on a coarse grained reconfigurable called, dynamically reconfigurable resource array (DRRA). Specifically, we implement physical downlink shared channel baseband signal processing blocks (PDSCH) at high level. The overall implementation follows silicon large grain object (SiLago) design methodology. The methodology employs SiLago blocks instead of mainstream standard cells. The main ambition of this thesis was to prove that a standard as complex as LTE can be implemented using the in-house SiLago framework. The work aims to prove that customized design with efficiency close to application specific integrated circuit (ASIC) for LTE can be generated with the programming ease of MATLAB. During this thesis, we have generated a completely parametrizable LTE standard at high level.University of Oulu2017-05-31info:eu-repo/semantics/masterThesisinfo:eu-repo/semantics/publishedVersionapplication/pdfhttp://jultika.oulu.fi/Record/nbnfioulu-201706082647eng
collection NDLTD
language English
format Dissertation
sources NDLTD
description Abstract. This thesis implements long term evolution (LTE) transmission layer on a coarse grained reconfigurable called, dynamically reconfigurable resource array (DRRA). Specifically, we implement physical downlink shared channel baseband signal processing blocks (PDSCH) at high level. The overall implementation follows silicon large grain object (SiLago) design methodology. The methodology employs SiLago blocks instead of mainstream standard cells. The main ambition of this thesis was to prove that a standard as complex as LTE can be implemented using the in-house SiLago framework. The work aims to prove that customized design with efficiency close to application specific integrated circuit (ASIC) for LTE can be generated with the programming ease of MATLAB. During this thesis, we have generated a completely parametrizable LTE standard at high level.
author Ilyas, M. (Muhammad)
spellingShingle Ilyas, M. (Muhammad)
LTE implementation on CGRA based SiLago Platform
author_facet Ilyas, M. (Muhammad)
author_sort Ilyas, M. (Muhammad)
title LTE implementation on CGRA based SiLago Platform
title_short LTE implementation on CGRA based SiLago Platform
title_full LTE implementation on CGRA based SiLago Platform
title_fullStr LTE implementation on CGRA based SiLago Platform
title_full_unstemmed LTE implementation on CGRA based SiLago Platform
title_sort lte implementation on cgra based silago platform
publisher University of Oulu
publishDate 2017
url http://jultika.oulu.fi/Record/nbnfioulu-201706082647
work_keys_str_mv AT ilyasmmuhammad lteimplementationoncgrabasedsilagoplatform
_version_ 1719301379163422720