Performance analysis of system-level bus in a modem system-on-chip
This thesis presents a performance analysis of a system-level bus structure in a modem system-on-chip. The high-level operations of a modem are presented and the communication requirements inside a modem studied. The ARM AMBA 3 AHB-Lite bus protocol and the ARM multi-layer AHB interconnect used in t...
| Main Author: | |
|---|---|
| Format: | Dissertation |
| Language: | English |
| Published: |
University of Oulu
2017
|
| Subjects: | |
| Online Access: | http://urn.fi/URN:NBN:fi:oulu-201702231184 http://nbn-resolving.de/urn:nbn:fi:oulu-201702231184 |