Use of the Reduced Precision Redundancy (RPR) method in a radix4 FFT implementation
Approved for public release; distribution is unlimited === Reduced precision redundancy (RPR), as a new method for improving fault tolerance in FPGAs, appears promising in replacing triple modular redundancy (TMR) to prevent the single event effects due to radiation in arithmetic processes. As a t...
Main Author: | Gavros, Athanasios |
---|---|
Other Authors: | Loomis, Herschel H. |
Published: |
Monterey, California. Naval Postgraduate School
2012
|
Online Access: | http://hdl.handle.net/10945/5162 |
Similar Items
-
FPGA implementation of pipeline Radix-4 FFT
by: 李秋樺
Published: (2004) -
A RADIX-4/8/SPLIT RADIX FFT WITH REDUCED ARITHMETIC COMPLEXITY ALGORITHM
by: Shaik Qadeer, et al.
Published: (2012-03-01) -
Split-radix IFFT/FFT
by: 杜俊傑
Published: (2003) -
FPGA Implementation of Pipeline Split-Radix(SRFFT) IFFT/FFT
by: Guo-Hua Zeng, et al.
Published: (2005) -
Optimasi Algoritme FFT Split Radix
by: Wahyu Sakti Gunawan Irianto
Published: (2009-02-01)