FPGA implementation of robust symmetrical number system in high-speed folding analog-to-digital converters
Approved for public release; distribution is unlimited === Analog-To-Digital Converters (ADCs) are integral building blocks of most sensor and communication systems today. As the need for ADCs with faster conversion speeds and lower power dissipation increases, there is a growing motivation to red...
Main Author: | Lim, Han Wei |
---|---|
Other Authors: | Pace, Phillip E. |
Published: |
Monterey, California. Naval Postgraduate School
2012
|
Online Access: | http://hdl.handle.net/10945/5062 |
Similar Items
-
A high-speed, folding, analog-to-digital converter
by: Mangione, Paul Louis
Published: (2007) -
Design of high speed folding and interpolating analog-to-digital converter
by: Li, Yunchu
Published: (2004) -
Implementation of Folding and Interpolating Analog-to-Digital Converter
by: 李明謙
Published: (2001) -
Implementation of High Speed Analog to Digital Converter
by: Shih-Hsun Tung, et al.
Published: (2002) -
Symmetrical residue-to-binary conversion algorithm, pipelined FPGA implementation, and testing logic for use in high-speed folding digitizers
by: Monta, Ross Alan
Published: (2012)