A pipelined implementation of notch filters using Genesil silicon compiler
Approved for public release; distribution is unlimited === To implement an IIR notch filter is theoretically feasible but not technically verified or validated. Two methods often used to speed up a computation are multiprocessing and pipelining. In designing a notch filter the pipelining technique i...
Main Author: | Kung, Chih-fu |
---|---|
Other Authors: | Yang, Chyan |
Published: |
Monterey, California. Naval Postgraduate School
2015
|
Online Access: | http://hdl.handle.net/10945/44427 |
Similar Items
-
Design methodology using the Genesil Silicon Compiler.
by: Settle, Robert Howard.
Published: (2012) -
Implementation of a Design for Testability strategy using the Genesil silicon compiler
by: Davidson, John Carl.
Published: (2013) -
Implementation of residue code as a design for testability strategy using GENESIL Silicon Compiler
by: Lawson, John Ernest
Published: (2013) -
A design of floating point FFT using Genesil Silicon Compiler.
by: Lu, Chung-Kuei.
Published: (2013) -
A methodology for producing and testing a Genesil Silicon Compiler designed VLSI chip which incorporates Design for Testability
by: Pooler, Brian Lee
Published: (2013)