Test methods and custom hardware for functional testing of a high speed GaAs DRAM

Approved for public release; distribution is unlimited. === The goal of this project is to produce a digital circuit operating near a frequency of 250 MHz to test a new experimental Gallium Arsenide (GaAs) Dynamic Random Access Memory (DRAM). This thesis presents the design of the digital circuit us...

Full description

Bibliographic Details
Main Author: Butler, Michael P.
Other Authors: Douglas J. Fouts
Language:en_US
Published: Monterey, California. Naval Postgraduate School 2014
Online Access:http://hdl.handle.net/10945/39922
Description
Summary:Approved for public release; distribution is unlimited. === The goal of this project is to produce a digital circuit operating near a frequency of 250 MHz to test a new experimental Gallium Arsenide (GaAs) Dynamic Random Access Memory (DRAM). This thesis presents the design of the digital circuit using 'off-the-shelf Emitter Coupled Logic (ECL) and the design of a six layer printed circuit test fixture. The use of ECL is illustrated including general design rules, high speed design considerations, and basic transmission line theory. Finally, the design is laid out, and simulated using commercially available Computer Aided Design (CAD) and Computer Aided Manufacturing (CAM) tools. Examples and shortcomings of schematic capture, logic simulation, PCB design, and auto-routing are discussed as applicable to fabrication of the final product.