Gallium arsenide dynamic random access memory support circuitry
Approved for public release; distribution is unlimited. === This thesis presents the design and layout of a Gallium Arsenide (GaAs) Dynamic Random Access Memory (DRAM array of eight four-bit words including refresh circuitry. In the last several years, there has been significant research investigati...
| Main Author: | |
|---|---|
| Other Authors: | |
| Language: | en_US |
| Published: |
Monterey, California. Naval Postgraduate School
2014
|
| Online Access: | http://hdl.handle.net/10945/39875 |