Field programmable gate array hysteresis control of parallel connected inverters
This thesis presents the use of a Field Programmable Gate Array (FPGA) to control two Commercial-Off-The-Shelf (COTS) Power Electronic Building Blocks (PEBB) configured to produce a three-phase low distortion sine wave output. The next generation warship is expected to contain more electric loads t...
Main Author: | |
---|---|
Other Authors: | |
Format: | Others |
Published: |
Monterey, California. Naval Postgraduate School
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/10945/2826 |
id |
ndltd-nps.edu-oai-calhoun.nps.edu-10945-2826 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-nps.edu-oai-calhoun.nps.edu-10945-28262017-05-24T16:07:58Z Field programmable gate array hysteresis control of parallel connected inverters Lund, John J. Ashton, Robert Yun Xiaoping Naval Postgraduate School (U.S.) Computer programming Electric inverters This thesis presents the use of a Field Programmable Gate Array (FPGA) to control two Commercial-Off-The-Shelf (COTS) Power Electronic Building Blocks (PEBB) configured to produce a three-phase low distortion sine wave output. The next generation warship is expected to contain more electric loads that require quality variable frequency output. A typical propulsion motor in the 40MW range will probably require the current Total Harmonic Distortion to be less than 3% (MIL-STD-1399). However, high power low distortion inverters usually have associated high cost and weight penalties. This thesis presents a parallel hybrid converter which demonstrates the use of a high power low fidelity bulk inverter with a low power high fidelity active filter. The high power low fidelity output is sourced using a six-step inverter which produces the entire fundamental current. The low power hysteresis controlled active filter section produces only cancelling harmonic current. The paralleled result is a pristine output sine wave with a 1% current Total Harmonic Distortion (THD). This solution should offer the Navy a high fidelity high power inverter without the cost and weight penalties. US Navy (USN) author. 2012-03-14T17:36:22Z 2012-03-14T17:36:22Z 2006-06 Thesis http://hdl.handle.net/10945/2826 70546574 Approved for public release, distribution unlimited xviii, 107 p. : col. ill. ; application/pdf Monterey, California. Naval Postgraduate School |
collection |
NDLTD |
format |
Others
|
sources |
NDLTD |
topic |
Computer programming Electric inverters |
spellingShingle |
Computer programming Electric inverters Lund, John J. Field programmable gate array hysteresis control of parallel connected inverters |
description |
This thesis presents the use of a Field Programmable Gate Array (FPGA) to control two Commercial-Off-The-Shelf (COTS) Power Electronic Building Blocks (PEBB) configured to produce a three-phase low distortion sine wave output. The next generation warship is expected to contain more electric loads that require quality variable frequency output. A typical propulsion motor in the 40MW range will probably require the current Total Harmonic Distortion to be less than 3% (MIL-STD-1399). However, high power low distortion inverters usually have associated high cost and weight penalties. This thesis presents a parallel hybrid converter which demonstrates the use of a high power low fidelity bulk inverter with a low power high fidelity active filter. The high power low fidelity output is sourced using a six-step inverter which produces the entire fundamental current. The low power hysteresis controlled active filter section produces only cancelling harmonic current. The paralleled result is a pristine output sine wave with a 1% current Total Harmonic Distortion (THD). This solution should offer the Navy a high fidelity high power inverter without the cost and weight penalties. === US Navy (USN) author. |
author2 |
Ashton, Robert |
author_facet |
Ashton, Robert Lund, John J. |
author |
Lund, John J. |
author_sort |
Lund, John J. |
title |
Field programmable gate array hysteresis control of parallel connected inverters |
title_short |
Field programmable gate array hysteresis control of parallel connected inverters |
title_full |
Field programmable gate array hysteresis control of parallel connected inverters |
title_fullStr |
Field programmable gate array hysteresis control of parallel connected inverters |
title_full_unstemmed |
Field programmable gate array hysteresis control of parallel connected inverters |
title_sort |
field programmable gate array hysteresis control of parallel connected inverters |
publisher |
Monterey, California. Naval Postgraduate School |
publishDate |
2012 |
url |
http://hdl.handle.net/10945/2826 |
work_keys_str_mv |
AT lundjohnj fieldprogrammablegatearrayhysteresiscontrolofparallelconnectedinverters |
_version_ |
1718453677688094720 |