The error performance analysis over cyclic redundancy check codes.
The burst error is generated in digital communication networks by various unpredictable conditions, which occur at high error rates, for short durations, and can impact services. To completely describe a burst error one has to know the bit pattern. This is impossible in practice on working systems....
Main Author: | Yoon, Hee Byung. |
---|---|
Other Authors: | Yang, Chyan |
Language: | en_US |
Published: |
Monterey, California. Naval Postgraduate School
2013
|
Online Access: | http://hdl.handle.net/10945/28171 |
Similar Items
-
Successive Cancellation List Decoding of Polar Codes with Multiple Nested Cyclic Redundancy Checks
by: Lee, Min Han, et al.
Published: (2015) -
High-Speed Parallel Cyclic Redundancy Check Circuit
by: Li-Yuan Chang, et al.
Published: (2006) -
Complementary metal oxide silicon cyclic redundancy check generators.
by: Chin, Miao.
Published: (2013) -
COMPUTATION OF FIELD PROGRAMMABLE CYCLIC REDUNDANCY CHECKS CIRCUIT ARCHITECTURE
by: M.Anto Bennet, et al.
Published: (2017-12-01) -
Generalized Segmented Bit-Flipping Scheme for Successive Cancellation Decoding of Polar Codes With Cyclic Redundancy Check
by: Shibao Li, et al.
Published: (2019-01-01)