Discrete cosine transform implementation in VHDL
Approved for public release; distribution is unlimited. === Several different hardware structures for Fast Fourier Transform (FFT) are discussed in this thesis. VHDL was used in providing a simulation. Various costs and performance comparisons of different FFT structures are revealed. The FFT system...
Main Author: | Hu, Ta-Hsiang. |
---|---|
Other Authors: | Lee, Chin-Hwa |
Published: |
Monterey, California: Naval Postgraduate School
2013
|
Online Access: | http://hdl.handle.net/10945/27602 |
Similar Items
-
VHDL behavioral description of Discrete Cosine Transform in image compression.
by: Deng, An-Te.
Published: (2013) -
Design and Implementation of Discrete Cosine Transform
by: Chingson Chen, et al.
Published: (1995) -
A Study on the Implementation of Two-Dimensional Discrete Cosine Transform
by: Yung-Hsiang Lo, et al.
Published: (2002) -
FPGA Implementation of the Discrete Fourier Transform (DFT) and the Discrete Cosine Transform (DCT)
by: Ming-Shen Chung, et al.
Published: (2002) -
VLSI implementation of 2-dimensional discrete cosine transform
by: LIN,GUO-ZHEN, et al.
Published: (1991)