A technique for predictable real-time execution in the AN/UYS-2 parallel signal processing architecture
Main Author: | Little, Brian S. |
---|---|
Other Authors: | Shukla, Shridhar |
Language: | en_US |
Published: |
Monterey, California. Naval Postgraduate School
2013
|
Online Access: | http://hdl.handle.net/10945/26805 |
Similar Items
-
A compile-time approach for chaining and execution control in the AN/UYS-2 parallel signal processor
by: Bell, Harold A.
Published: (2014) -
Parallel architectures for real-time image processing
by: Martinez, Kirk
Published: (1989) -
¡Uy! ¿Usted ahorra agua?
by: José Roberto Saravia Vargas
Published: (2019-09-01) -
Stukke teater/Pieter-Dirk Uys
by: Anthea Van Jaarsveld
Published: (2016-04-01) -
Many-core architectures with time predictable execution Support for hard real-time applications
by: Kinsy, Michel A
Published: (2013)