An investigation of memory latency reduction using an address prediction buffer

An investigation of memory latency reduction using an address prediction buffer

Bibliographic Details
Main Author:	Fouts, Douglas J.
Other Authors:	Fouts, Douglas
Language:	en_US
Published:	Monterey, California. Naval Postgraduate School 2012
Online Access:	http://hdl.handle.net/10945/23712

Similar Items

Memory latency reduction in loop scheduling on modern multiprocessors
by: Wang ,Yi-Min, et al.
Published: (1996)

Latency Reduction Techniques for Remote Memory Access in Anemone

Throughput Optimization for Latency Insensitive System with Minimal Buffer Size
by: Ho, Ya-Chien, et al.
Published: (2009)

Prediction Techniques on FPGA for Latency Reduction on Tactile Internet
by: da Silva, L.M.D, et al.
Published: (2022)

Low Power Pre-comparison Content Addressable Memory and Translation Lookaside Buffer Design
by: Wei-Keng Chang, et al.
Published: (2005)

Software and hardware methods for memory access latency reduction on ILP processors
by: Zhang, Zhao
Published: (2002)

An IP Address Buffering Scheme for VANETs
by: Shu-yi Chang, et al.
Published: (2008)

Design of Buffered Crossbar Switches with Large RTT Latency for Supporting Mixed Traffic
by: Cheng-Feng Wu, et al.
Published: (2010)

Blockage-Avoiding Buffered Clock-Tree Synthesis with Clock Latency-Range Minimization
by: Chung-Chun Cheng, et al.
Published: (2010)

An Efficient Periodic Broadcasting with Small Latency and Buffer Demand for Near Video on Demand
by: Ying-Nan Chen, et al.
Published: (2012-01-01)

LevCloud: Use Content Addressable File system to Reduce Cloud Bursting Latency
by: Li-Kai Chen, et al.
Published: (2013)

WEB SERVER LATENCY REDUCTION STUDY
by: Fatma Mbarek, et al.
Published: (2017-09-01)

WEB SERVER LATENCY REDUCTION STUDY
by: Fatma Mbarek, et al.
Published: (2017-06-01)

SB-Router: A Swapped Buffer Activated Low Latency Network-on-Chip Router
by: Monika Katta, et al.
Published: (2021-01-01)

Further evidence for the memory state heuristic: Recognition latency predictions for binary inferences
by: Marta Castela, et al.
Published: (2017-11-01)

Service Placement for Latency Reduction in the Fog Using Application Profiles
by: Karima Velasquez, et al.
Published: (2021-01-01)

Seismic Data Compression and GPU Memory Latency
by: Haugen, Daniel
Published: (2009)

Reducing Memory Latency by Improving Resource Utilization
by: Grannæs, Marius
Published: (2010)

Tolerating memory latency through lightweight multithreading
by: Gale, Andrew
Published: (2002)

Compilation-based prefetching for memory latency tolerance
by: Selvidge, Charles William
Published: (2005)

Low Latency Messages on Distributed Memory Multiprocessors
by: Matt Rosing, et al.
Published: (1995-01-01)

Latency Reduction for Soft Real-Time Traffic using SCTP Multihoming
by: Eklund, Johan
Published: (2016)

Investigating the episodic buffer
by: Alan Baddeley, et al.
Published: (2010-10-01)

Latency reduction techniques in chip multiprocessor cache systems
by: Zhang, Michael Ruogu, 1977-
Published: (2007)

Power Reduction in Instruction Fetch Using Forward-Branch and Subroutine Bufferable Innermost Loop Buffer with Assistance of BTB
by: Bin-Hua Tein, et al.
Published: (2006)

Latency Reduction with TCP Congestion Control Improvement over LTE
by: Lin, Kuan-Hua, et al.
Published: (2015)

Hiding and Reducing Memory Latency : Energy-Efficient Pipeline and Memory System Techniques
by: Sembrant, Andreas
Published: (2016)

Implementation and Design of Low-Switching Latency Buffering Mechanism for Adaptive Streaming in Cloud-based Multimedia Transcoding System
by: CHEN,ZE-LIN, et al.
Published: (2017)

LoLa4SOR: Leveraging Successive Transmissions for Low-Latency Buffer-Aided Opportunistic Relay Networks
by: Nikolaos Nomikos, et al.
Published: (2021-01-01)

A Low Latency Memory Compression Framework Using Base-Delta Mask
by: Meng-YangLu, et al.
Published: (2017)

IPU/LTB:a method for reducing effective memory latency
by: Harmon, C. Reid, Jr.
Published: (2005)

Enabling intelligence in fog computing to achieve energy and latency reduction
by: Quang Duy La, et al.
Published: (2019-02-01)

Fossel: Efficient Latency Reduction in Approximating Streaming Sensor Data
by: Fatima Abdullah, et al.
Published: (2020-12-01)

Access Latency Reduction in the QUIC Protocol Based on Communication History
by: Jinhwa Jung, et al.
Published: (2019-10-01)

Shared memory with hidden latency on a family of mesh-like networks
by: Harris, Tim J.
Published: (1995)

Study On Memory Allocation Using Instruction Address
by: LIN CHAN-AN, et al.
Published: (2018)

Design of an addressable memory controller.
by: Ham, Byung Woon.
Published: (2012)

The Content-Addressable Memory Problem
by: Feng-Sheng Tsai, et al.
Published: (2003)

Visualisation of HIV reactivation from latency in primary resting memory T-cells
by: F. Kizito, et al.
Published: (2019-12-01)

Smart Memory: An Inexact Content-Addressable Memory
by: Lee, Jack
Published: (1993)