Design and simulation of an ultra reliable fault tolerant computing system voter and interstage.
Main Author: | Spurlock, Virgil K. |
---|---|
Other Authors: | NA |
Language: | en_US |
Published: |
2012
|
Online Access: | http://hdl.handle.net/10945/21777 |
Similar Items
-
Design and analysis of fault tolerant system with adaptive voter
by: HAN, WEN-GI, et al.
Published: (1987) -
The Synergistically Integrated Reliability architecture: a reliability analysis of an ultra-reliable fault tolerant computer design.
by: Nelson, Ronald J.
Published: (2012) -
Transient response of compensated video interstages
by: Durkee, Charles Edward
Published: (2007) -
A study of the behavior of interstage queues in series queueing systems where stage mean service times vary with interstage queue length
by: Rao, Gadahad Kumar
Published: (2008) -
Study of interstage channel of hybrid turbomolecular pump
by: J. A. Shostak, et al.
Published: (2021-03-01)