A procedure for testing for realizability and the realization of a circuit matrix.
| Main Author: | |
|---|---|
| Language: | en_US |
| Published: |
Monterey, California. U.S. Naval Postgraduate School
2012
|
| Online Access: | http://hdl.handle.net/10945/12893 |
| Description not available. |