Feasibility of CMOS optical clock distribution networks
CMOS is well known for its ability to scale. This fact is reflected in the aggressive scaling on a continual basis from the invention of CMOS up to date. As devices are scaled, device performance improves due to shorter channel lengths and more densely packed functions for the same amount of area. I...
Main Author: | Venter, Petrus Johannes |
---|---|
Other Authors: | Du Plessis, Monuko |
Published: |
University of Pretoria
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/2263/26440 Venter, PJ 2009, Feasibility of CMOS optical clock distribution networks, MEng dissertation, University of Pretoria, Pretoria, viewed yymmdd < http://hdl.handle.net/2263/26440 > http://upetd.up.ac.za/thesis/available/etd-07202010-194604/ |
Similar Items
-
Tailored optical clock transition in 40Ca+
by: L. Pelzer, et al.
Published: (2021-12-01) -
CMOS Receiver Design for Optical Communications over the Data-Rate of 20 Gb/s
by: Chong, Joseph
Published: (2018) -
Case Studies on Clock Gating and Local Routign for VLSI Clock Mesh
by: Ramakrishnan, Sundararajan
Published: (2010) -
Interconnect-Induced Effects on High-Speed Submicron ADC and Clocking Scheme
by: Ahmad Atghiaee, et al.
Published: (2007-06-01) -
Optimization of a RF Single Ion Paul Trap for a 88Sr+ Ion Optical Clock Comparison
by: Tibbo, Maria S.
Published: (2013)