Formal Modeling and Verification Methodologies for Quasi-Delay Insensitive Asynchronous Circuits
Pre-Charge Half Buffers (PCHB) and NULL convention Logic (NCL) are two major commercially successful Quasi-Delay Insensitive (QDI) asynchronous paradigms, which are known for their low-power performance and inherent robustness. In industry, QDI circuits are synthesized from their synchronous counter...
Main Author: | Sakib, Ashiq Adnan |
---|---|
Format: | Others |
Published: |
North Dakota State University
2019
|
Subjects: | |
Online Access: | https://hdl.handle.net/10365/29896 |
Similar Items
-
Formal Verification Methodology for Asynchronous Sleep Convention Logic Circuits Based on Equivalence Verification
by: Hossain, Mousam
Published: (2020) -
Formal Verification Methodologies for NULL Convention Logic Circuits
by: Le, Son Ngoc
Published: (2021) -
Synthèse de moniteurs asynchrones à partir d'assertions temporelles pour la surveillance robuste de circuits synchrones
by: Porcher, Alexandre
Published: (2012) -
Formal Approaches to Globally Asynchronous and Locally Synchronous Design
by: Xue, Bin
Published: (2014) -
Early Output Quasi-Delay-Insensitive Array Multipliers
by: Padmanabhan Balasubramanian, et al.
Published: (2019-04-01)