Dummy TSV-Based Timing Optimization for 3D On-Chip Memory
Design and fabrication of three-dimensional (3D) ICs is one the newest and hottest trends in semiconductor manufacturing industry. In 3D ICs, multiple 2D silicon dies are stacked vertically, and through silicon vias (TSVs) are used to transfer power and signals between different dies. The electrica...
Main Author: | Pourbakhsh, Seyed Alireza |
---|---|
Other Authors: | Wang, Jinhui |
Format: | Others |
Published: |
North Dakota State University
2018
|
Online Access: | https://hdl.handle.net/10365/28007 |
Similar Items
-
Dummy TSV-Based Timing Optimization for 3D On-Chip Memory
by: Pourbakhsh, Seyed Alireza
Published: (2018) -
Optimal Design of 3D Stacking Chip TSV Package Reliability by Using Taguchi Method
by: Hung-ShengJiang, et al.
Published: (2012) -
On-Chip 3D-IC Test System Design for Pre-bond, Post-bond, TSV Test and TSV Diagnosis Based on IEEE 1838 Standard
by: Liang-CheLi, et al.
Published: (2014) -
Abnormality Detection for TSV Process in TSV-based 3D DRAM Manufacturing Process
by: Cheng, Yu Fang, et al.
Published: (2016) -
Strength of Cu-TSV Chips Used in 3DIC Packaging
by: Yi Chen Chao, et al.
Published: (2014)