Improving Processor Efficiency Through Enhanced Instruction Fetch
Instruction fetch is an important pipeline stage for embedded processors, as it can consume a significant fraction of the total processor energy. This dissertation describes the design and implementation of two new fetch enhancements that seek to improve overall energy efficiency without any perform...
Other Authors: | Hines, Stephen R. (Stephen Roderick), 1979- (authoraut) |
---|---|
Format: | Others |
Language: | English English |
Published: |
Florida State University
|
Subjects: | |
Online Access: | http://purl.flvc.org/fsu/fd/FSU_migr_etd-4036 |
Similar Items
-
DLL-Conscious Instruction Fetch Optimization for SMT Processors
by: Mohamood, Fayez
Published: (2006) -
The Design of Instruction Fetching and Decoding of Asynchronous Processor
by: Men-Shu Wu, et al.
Published: (2002) - Improving Processor Efficiency by Statically Pipelining Instructions
-
Design of trace caches for high bandwidth instruction fetching
by: Sung, Michael, 1975-
Published: (2009) -
Study of Instruction Fetching and Decoding for X86 Superscalar Processors
by: Cheng, Che-Sheng, et al.
Published: (1996)