Cross link insertion for variation driven clock network construction.
Clock skew caused by variation is one of the most important problems in clock network synthesis today. Even if a clock network is designed to have zero skew, variation such as capacitive load and power supply will cause differences in arrival time of a clock signal. Non-tree clock network is conside...
Other Authors: | Qian, Fuqiang. |
---|---|
Format: | Others |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://library.cuhk.edu.hk/record=b5549073 http://repository.lib.cuhk.edu.hk/en/item/cuhk-328735 |
Similar Items
-
Synthesis of variation tolerant clock distribution networks
by: Rajaram, Anand Kumar
Published: (2012) -
Clock routing for high performance microprocessor designs.
Published: (2011) -
A Delay-Locked Loop for Multiple Clock Phases/Delays Generation
by: Jia, Cheng
Published: (2006) -
Investigation of Solution Space of Trees and DAGs for Realization of Combinational Logic in AT 6000 series FPGAs
by: Ho, Philip
Published: (1993) -
An ICT image processing chip based on fast computation algorithm and self-timed circuit technique.
Published: (1997)