Clock routing for high performance microprocessor designs.
Tian, Haitong. === Chinese abstract is on unnumbered page. === Thesis (M.Phil.)--Chinese University of Hong Kong, 2011. === Includes bibliographical references (p. 65-74). === Abstracts in English and Chinese. === Abstract --- p.i === Acknowledgement --- p.iii === Chapter 1 --- Introduction --- p...
Other Authors: | Tian, Haitong. |
---|---|
Format: | Others |
Language: | English Chinese |
Published: |
2011
|
Subjects: | |
Online Access: | http://library.cuhk.edu.hk/record=b5894819 http://repository.lib.cuhk.edu.hk/en/item/cuhk-327550 |
Similar Items
-
Synthesis of variation tolerant clock distribution networks
by: Rajaram, Anand Kumar
Published: (2012) -
Multilevel interconnect architectures for gigascale integration (GSI)
by: Venkatesan, Raguraman
Published: (2007) -
A novel asynchronous cell library for self-timed system design.
Published: (1995) -
Incremental placement for modern VLSI design closure
by: Ren, Haoxing
Published: (2008) -
Parallel prefix adder design
by: Choi, Youngmoon
Published: (2008)