Design and optimization for timing-speculative circuits.
隨著半導體工藝技術的不斷進步 (technology scaling) ,更多的設計資源不得不用於確保集成電路的時序正確性。這種“面向最壞情況(worstcase-oriented) 的芯片設計方法導致了悲觀保守的芯片設計方案,增加了性能及功耗開銷,減少了工藝進步帶來的效益。 === “優於最壞情況(better-than-worst-case) 的芯片設計方法允許犧牲一定的芯片可靠性 (reliability) 來提高性能以及降低功耗,從而提高計算的能量效率 (energy efficiency) 。“優於最壞情況設計方法的核心思想在於放松對芯片可靠性的硬性需求。既然時序錯誤 (timing...
Other Authors: | Ye, Rong (author.) |
---|---|
Format: | Others |
Language: | English Chinese |
Published: |
2014
|
Subjects: | |
Online Access: | http://library.cuhk.edu.hk/record=b6115351 http://repository.lib.cuhk.edu.hk/en/item/cuhk-1077653 |
Similar Items
-
On logic optimization for timing-speculated circuit.
Published: (2012) -
Time domain space mapping optimization of digital interconnect circuits
by: Haddadin, Baker.
Published: (2009) -
Variation-Tolerant and Voltage-Scalable Integrated Circuits Design
by: Kim, Seongjong
Published: (2016) -
Design of an integrated circuit for instructional use
by: Soman, Vijay Nilkanth, 1941-
Published: (1973) -
PHYSICS AND DEVICE DESIGN OF VACUUM INTEGRATED CIRCUITS (CATHODES).
by: HONG, LAZARO MANUEL.
Published: (1987)