Design and Optimization of Networks-on-Chip for Future Heterogeneous Systems-on-Chip
Due to the tight power budget and reduced time-to-market, Systems-on-Chip (SoC) have emerged as a power-efficient solution that provides the functionality required by target applications in embedded systems. To support a diverse set of applications such as real-time video/audio processing and sensor...
Main Author: | Yoon, Young Jin |
---|---|
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | https://doi.org/10.7916/D8VM4J04 |
Similar Items
-
Optimal Network Topologies and Resource Mappings for Heterogeneous Networks-on-Chip
by: Chung, Haera
Published: (2013) -
Design and performance optimization of asynchronous networks-on-chip
by: Jiang, Weiwei
Published: (2018) -
Scalable System-on-Chip Design
by: Mantovani, Paolo
Published: (2017) -
Power Optimal Network-On-Chip Interconnect Design
by: Vikas, G
Published: (2011) -
Design and Analysis of On-Chip Communication for Network-on-Chip Platforms
by: Lu, Zhonghai
Published: (2007)