Designing energy-efficient sub-threshold logic circuits using equalization and non-volatile memory circuits using memristors
The very large scale integration (VLSI) community has utilized aggressive complementary metal-oxide semiconductor (CMOS) technology scaling to meet the ever-increasing performance requirements of computing systems. However, as we enter the nanoscale regime, the prevalent process variation effects de...
Main Author: | Zangeneh, Mahmoud |
---|---|
Language: | en_US |
Published: |
2016
|
Subjects: | |
Online Access: | https://hdl.handle.net/2144/16096 |
Similar Items
-
Energy-Efficient Digital Circuit Design using Threshold Logic Gates
Published: (2015) -
Low energy digital circuit design using sub-threshold operation
by: Calhoun, Benton Highsmith, 1978-
Published: (2008) -
Threshold-Type Binary Memristor Emulator Circuit
by: Yan Liang, et al.
Published: (2019-01-01) -
Testing of threshold logic latch based hybrid circuits
Published: (2013) -
Embedding Logic and Non-volatile Devices in CMOS Digital Circuits for Improving Energy Efficiency
Published: (2018)