Communication optimization in iterative numerical algorithms : an algorithm-architecture interaction
Trading communication with redundant computation can increase the silicon efficiency of common hardware accelerators like FPGA and GPU in accelerating sparse iterative numerical algorithms. While iterative numerical algorithms are extensively used in solving large-scale sparse linear system of equat...
| Main Author: | |
|---|---|
| Other Authors: | |
| Published: |
Imperial College London
2014
|
| Subjects: | |
| Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.624091 |