Macro processors and their use in implementing software

Macro processors and their use in implementing software

Bibliographic Details
Main Author:	Brown, P. J.
Published:	University of Cambridge 1969
Subjects:	004
Online Access:	http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.596992

Similar Items

The implementation and effectiveness of a function processor subsystem
by: Cox, Stuart Michael
Published: (1988)

Performance simulation methodologies for hardware/software co-designed processors
by: Brankovic, Aleksandar
Published: (2015)

Efficient hardware/software co-designed schemes for low-power processors
by: López Muñoz, Pedro
Published: (2014)

Non-numerical computing using an associative processor
by: Donnelly, Richard Kevin
Published: (1977)

The dynamic macro pipeline
by: Ramazanzadeh Nazif, Ali Asghar
Published: (1980)

Processor scheduling for transputer networks
by: Laghari, M. S.
Published: (1993)

Microprogrammed control of an associative processor
by: Armstrong, C. V. W.
Published: (1976)

The group processor approach to computer architecture
by: Quick, G. E.
Published: (1982)

Static allocation of computation to processors in multicomputers
by: Norman, Michael G.
Published: (1993)

The design of a sparse vector processor
by: Hopkins, T. M.
Published: (1993)

Boosting single thread performance in mobile processors using reconfigurable acceleration
by: Ndu, Geoffrey Tochukwu
Published: (2012)

Affordable kilo-instruction processors
by: Pericàs Gleim, Miquel
Published: (2008)

Adaptive flexible instruction processors
by: Seng, Shay Ping
Published: (2004)

Speculative Vectorization for Superscalar Processors
by: Pajuelo González, Manuel A. (Manuel Alejandro)
Published: (2005)

A Special Purpose Processor for Database Systems
by: Thomson, R. G.
Published: (1977)

Simulated performance of a class of vector processors
by: Amorim, C. L. de
Published: (1984)

Complexity-effective superscalar embedded processors using instruction-level distributed processing
by: Caulfield, Ian Michael
Published: (2007)

Design and evaluation of a predictable embedded processor for use in time-triggered applications
by: Hughes, Zemian
Published: (2010)

Wizard : learning macro-actions comprehensively for planning
by: Newton, Muhammad Abdul Hakim
Published: (2009)

A multiple processor configuration system for mini computers
by: Duncan, C. G.
Published: (1974)

Source-to-source compilation of loop programs for manycore processors
by: Konstantinidis, Athanasios
Published: (2013)

Operating system simulations for parallel processes and parallel processors
by: Breffit, I. M.
Published: (1977)

CPU accounting in multi-threaded processors
by: Ruiz Luque, José Carlos
Published: (2014)

The design of a cost-effective high performance graphics processor
by: Ng, Chak Man
Published: (1993)

Evaluating techniques for wireless interconnected 3D processor arrays
by: Kamali Sarvestani, Amir Mansoor
Published: (2013)

A functional processor system model on loosely-coupled machines
by: Huang, Shell Ying
Published: (1990)

Macro-modelling and transient simulation in large integrated digital systems
by: Rabbat, N. B.
Published: (1971)

The Cell Processor
by: Hoefler, Torsten
Published: (2006)

Self Testing Asynchronous Processors for Fixed Point and Logarithmic Number Systems
by: Marshall, Matthew John
Published: (2008)

The 'uniform heterogeneous multi-threaded' processor architecture
by: Towner, Daniel William
Published: (2002)

Code memory compression technologies for embedded arm/thumb processors
by: Xu, Xianhong
Published: (2007)

Exploiting dynamic deployment in a distributed query processor for the grid
by: Mukherjee, Arijit
Published: (2008)

Optimizing SIMD execution in HW/SW co-designed processors
by: Kumar, Rakesh
Published: (2014)

The LNS and its application in a high-performance matrix processor
by: Chester, E. I.
Published: (2002)

A pipelined asynchronous self-checking RISC-based processor
by: Hyde, Peter D.
Published: (2004)

Methodology for the formal specification of RTL RISC processor designs (with particular reference to the ARM6)
by: Schostak, Daniel Paul
Published: (2003)

On the distribution of control in asynchronous processor architectures
by: Rebello, Vinod
Published: (1997)

Real-time processor architectures for worst case execution time reduction
by: Whitham, Jack
Published: (2008)

High level modelling and design of a low powered event processor
by: Chen, Yuan
Published: (2009)

Hardware architecture for a bi-directional protein processor associative memory
by: Qadir, Omer
Published: (2011)