Systematic design methods for efficient off-chip DRAM access
Typical design flows for digital hardware take, as their input, an abstract description of computation and data transfer between logical memories. No existing commercial high-level synthesis tool demonstrates the ability to map logical memory inferred from a high level language to external memory re...
Main Author: | |
---|---|
Other Authors: | |
Published: |
Imperial College London
2013
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.572305 |