Precision analysis for hardware acceleration of numerical algorithms
The precision used in an algorithm affects the error and performance of individual computations, the memory usage, and the potential parallelism for a fixed hardware budget. However, when migrating an algorithm onto hardware, the potential improvements that can be obtained by tuning the precision th...
Main Author: | Boland, David Peter |
---|---|
Other Authors: | Constantinides, George |
Published: |
Imperial College London
2012
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.544305 |
Similar Items
-
Hardware accelerated computer graphics algorithms
by: Rhodes, Daniel Thomas
Published: (2008) -
A VLSI hardware neural accelerator using reduced precision arithmetic
by: Butler, Zoe F.
Published: (1990) -
Pattern Recognition Algorithms and the Design of Hardware Accelerators to Permit Their Real-Time Operation
by: Rehman, Saad
Published: (2009) -
Accelerating control-flow intensive code in spatial hardware
by: Zaidi, Syed Ali Mustafa
Published: (2015) -
Hardware Acceleration of Network Intrusion Detection System Using FPGA
by: Hashmi, Adeel
Published: (2011)