Memory interconnect management on a chip multiprocessor

Bibliographic Details
Main Author: Yang, Shufan
Published: University of Manchester 2010
Subjects:
Online Access:http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.520682
id ndltd-bl.uk-oai-ethos.bl.uk-520682
record_format oai_dc
spelling ndltd-bl.uk-oai-ethos.bl.uk-5206822017-12-24T15:23:21ZMemory interconnect management on a chip multiprocessorYang, Shufan2010621.3University of Manchesterhttp://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.520682Electronic Thesis or Dissertation
collection NDLTD
sources NDLTD
topic 621.3
spellingShingle 621.3
Yang, Shufan
Memory interconnect management on a chip multiprocessor
author Yang, Shufan
author_facet Yang, Shufan
author_sort Yang, Shufan
title Memory interconnect management on a chip multiprocessor
title_short Memory interconnect management on a chip multiprocessor
title_full Memory interconnect management on a chip multiprocessor
title_fullStr Memory interconnect management on a chip multiprocessor
title_full_unstemmed Memory interconnect management on a chip multiprocessor
title_sort memory interconnect management on a chip multiprocessor
publisher University of Manchester
publishDate 2010
url http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.520682
work_keys_str_mv AT yangshufan memoryinterconnectmanagementonachipmultiprocessor
_version_ 1718567928286150656