Design and Measurement of Synchronizers
Future Systems on Chip (SoCs) are likely to consist of many independent or semi-independent clock regions with the need to synchronize the data passing between them. Consequently, there will be many synchronizers together with interconnecting and routing elements forming an on-chip communication net...
Main Author: | Zhou, Jun |
---|---|
Published: |
University of Newcastle Upon Tyne
2008
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.492091 |
Similar Items
-
Globally asynchronous locally synchronous interconnect for field programmable gate arrays
by: Royal, Andrew Peter
Published: (2005) -
Customisable arithmetic hardware designs
by: Cheung, Chak-Chung Ray
Published: (2007) -
Compilation tools for run-time parametrisable designs
by: Derbyshire, Arran Robert Adrian
Published: (2006) -
Energy-aware design and evaluation of heterogeneous system-on-chip devices
by: Hildingsson, Kristian
Published: (2004) -
Design and real-time hardware implementation of binary integer wavelet transforms
by: Game, Adrian Colin
Published: (2008)