Video processing acceleration using reconfigurable logic and graphics processors
A vexing question is `which architecture will prevail as the core feature of the next state of the art video processing system?' This thesis examines the substitutive and collaborative use of the two alternatives of the reconfigurable logic and graphics processor architectures. A structured app...
Main Author: | Cope, Benjamin Thomas |
---|---|
Other Authors: | Cheung, Peter ; Luk, Wayne |
Published: |
Imperial College London
2008
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.446557 |
Similar Items
-
A reconfigurable environment for IP cores implementation using dynamic partial reconfiguration
by: Krill, Benjamin
Published: (2012) -
Just-in-time hardware generation for abstracted reconfigurable computing
by: Grocutt, Thomas Christopher
Published: (2005) -
Reconfigurable architecture floorplan optimisation using analytical techniques
by: Kahoul, Asma
Published: (2012) -
The control of hardware for run-time reconfigurable computing environments
by: Carline, Dylan Thomas Frederick
Published: (2004) -
Dynamically reconfigurable network-on-chip
by: Beldachi, Arash Farhadi
Published: (2014)