Multiple restricted multiplication for optimized FPGA-based arithmetic

Multiple restricted multiplication for optimized FPGA-based arithmetic

Bibliographic Details
Main Author:	Sidahao, Nalin
Published:	Imperial College London 2005
Subjects:	621.395
Online Access:	http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.420639

Similar Items

Customisable arithmetic hardware designs
by: Cheung, Chak-Chung Ray
Published: (2007)

Encryption systems for FPGA computing
by: Denning, Daniel
Published: (2007)

Simulation of high fidelity control system designs using parallel architectures and floating point FPGA computing
by: Apopei, Beniamin
Published: (2012)

Interactive synthesis of asynchronous systems based on partial order semantics
by: Madalinski, A.
Published: (2005)

Reconfigurable system-on-a-chip based platform for satellite on-board computing
by: Zheng, Daixun
Published: (2005)

Agent-based systems in hardware : implementation of simulations of complex systems using FPGAs
by: Gómez Zamorano, Antonio
Published: (2012)

Low power small geometry building blocks for neural networks based on charge transfer devices
by: Chen, Yajie
Published: (2008)

Crosstalk-based analytical modelling of electromagnetic signatures for non-invasive testing of VLSI circuits and systems
by: Coulibaly, Lacina M.
Published: (2006)

A study on network-on-chip architectures based on a clockwork routed Manhattan Street Network
by: Oommen, Kurian
Published: (2007)

Globally asynchronous locally synchronous interconnect for field programmable gate arrays
by: Royal, Andrew Peter
Published: (2005)

A framework for refining functional specifications into parallel reconfigurable hardware implementations
by: Hawkins, John
Published: (2005)

Passive strain sensor for residual stress determination in the IC interconnects : design, fabrication, testing and calibration
by: Moreira dos Santos, Jorge Manuel
Published: (2005)

Micromachined millimetre-waveinterconnects for multi-chip modules
by: Farrington, Novak Ellis Stocks
Published: (2005)

Just-in-time hardware generation for abstracted reconfigurable computing
by: Grocutt, Thomas Christopher
Published: (2005)

Group logic array device instructionless system
by: Keller, Steven
Published: (2005)

Delay-insensitive processes : a formal approach to the design of asynchronous circuits
by: Kapoor, Hemangee K.
Published: (2004)

VLSI systems for high performance image generation
by: Nimmo, Andrew D.
Published: (1991)

Synthesis of parallel algorithms for field programmable gate arrays, with applications from cryptography
by: Damaj, Issam W.
Published: (2004)

Design and Measurement of Synchronizers
by: Zhou, Jun
Published: (2008)

Design and real-time hardware implementation of binary integer wavelet transforms
by: Game, Adrian Colin
Published: (2008)

Development and design of a digital run-time evolvable hardware circuit
by: Lambert, Cyrille
Published: (2008)

Dynamical logical circuits in excitable chemical systems
by: Zhang, Liang
Published: (2012)

The minimal control synthesis for linearisation of power amplifier
by: Xiao, Bohong
Published: (2011)

Quadgate forward-signalling pipelines
by: Li, Xiaolei
Published: (2007)

Integration of built in self test during behavioural synthesis
by: Gaur, Manoj Singh
Published: (2004)

The control of hardware for run-time reconfigurable computing environments
by: Carline, Dylan Thomas Frederick
Published: (2004)

Compilation tools for run-time parametrisable designs
by: Derbyshire, Arran Robert Adrian
Published: (2006)

Guided synthesis for heterogenous reconfigurable architectures
by: Morris, Gareth
Published: (2006)

Reconfigurable architecture floorplan optimisation using analytical techniques
by: Kahoul, Asma
Published: (2012)

Co-operative intelligent memory
by: Ahmad, Zaki
Published: (2007)

Automating system on chip development
by: Chapman, Andrew Mark
Published: (2007)

Investigation of power reduction using asynchronous circuits on SOI
by: Donaghy, David C.
Published: (2004)

Low-power wireless body area sensor network communication sub-systems
by: Eljamaly, Omar
Published: (2008)

A reconfigurable environment for IP cores implementation using dynamic partial reconfiguration
by: Krill, Benjamin
Published: (2012)

Energy-aware design and evaluation of heterogeneous system-on-chip devices
by: Hildingsson, Kristian
Published: (2004)

A verification platform for System on Chip
by: Susanto, Kong Woei
Published: (2003)

Design and implementation of Ku 2-D wavelet transform metallocene polyethylenes on FPGAs
by: Benkrid, Abdsamad
Published: (2003)

A novel low-swing voltage driver design and the analysis of its robustness to the effects of process variation and external disturbances
by: Mahyuddin, Nor Muzlifah
Published: (2011)

Using embedded hardware monitor cores in critical computer systems
by: Bartzoudis, Nikolaos
Published: (2006)

Time modulated linear arrays
by: Tong, Yizhen
Published: (2013)