High-level synthesis for on-line testability
Main Author: | Oikonomakos, Petros |
---|---|
Published: |
University of Southampton
2004
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.414359 |
Similar Items
-
High Level Synthesis for Low Power and Testability
by: Chia-Wen Chen, et al.
Published: (2004) -
High level synthesis of memory architectures
by: Fallside, Hamish
Published: (1995) -
High-level synthesis of VLSI circuits
by: Yeung, Ping F.
Published: (1992) -
High-level synthesis for easily testable data paths
by: Liao, Wen Bin, et al.
Published: (1994) -
High-level synthesis using structural input
by: Finlay, Iain William
Published: (1992)