Inter-chip communications in an analogue neural network utilising frequency division multiplexing
As advances have been made in semiconductor processing technology, the number of transistors on a chip has increased out of step with the number of input/output pins, which has introduced a communications ’bottle-neck’ in the design of computer architectures. This is a major issue in the hardware de...
Main Author: | Craven, Michael P. |
---|---|
Published: |
University of Nottingham
1994
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.387282 |
Similar Items
-
Multi-layer neural networks and their implementation in analogue VLSI
by: Tombs, Jonathan Noel
Published: (1992) -
Life cycle analysis of graphene in a supercapacitor application
by: Cossutta, Matteo
Published: (2016) -
Non-volatile FPGA architecture using resistive switching devices
by: Ho, Patrick W. C.
Published: (2017) -
Performance and robustness characterisation of SiC power MOSFETs
by: Fayyaz, Asad
Published: (2018) -
Jetting of multiple functional materials by additive manufacturing
by: Ledesma Fernandez, Javier
Published: (2018)