A logic synthesis approach to silicon compilation
Main Author: | Padua, C. I. P. S. |
---|---|
Published: |
University of Southampton
1988
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.381234 |
Similar Items
-
VLSI signal processing through bit-serial architectures and silicon compilation
by: Renshaw, D.
Published: (1984) -
Logic synthesis based on the Reed-Muller representation
by: Saul, Jonathan
Published: (1991) -
Optimal testing of multilevel logic circuits
by: Bystrov, Alexandre
Published: (1999) -
C.C.D. logic gates
by: Montgomery, J. H.
Published: (1984) -
Parallel logic simulation and applied formal methods
by: Wood, Kenneth Robert
Published: (1992)