The development of a high-level synthesis system for concurrent VLSI systems
Main Author: | Bergamaschi, Reinaldo Alvarenga |
---|---|
Published: |
University of Southampton
1988
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.328251 |
Similar Items
-
A gate matrix approach to VLSI logic layout
by: Gani, Sohail M.
Published: (1990) -
Application of analytical placement techniques for floorplanning in VLSI design
by: Almohanadi, A. H.
Published: (1989) -
Finite element simulation of VLSI interconnections with application to reliability design optimisation and electromigration modelling
by: Trattles, John T.
Published: (1993) -
Investigation of an iterative method for performing circuit simulation at electrical level on a multiprocessor system
by: Manning, R. L.
Published: (1986) -
Silicon on insulator layers for three dimensional circuitry
by: Williams, David Arfon
Published: (1987)